/
Navigation
Chronicles
Browse all articles
Explore
Semantic exploration
Research
Entity momentum
Nexus
Correlations & relationships
Story Arc
Topic evolution
Drift Map
Semantic trajectory animation
Posts
Analysis & commentary
Pulse API
Tech news intelligence API
Browse
Entities
Companies, people, products, technologies
Domains
Browse by publication source
Detection
Concept Search
Semantic similarity search
High Impact Stories
Top coverage by position
Sentiment Analysis
Positive/negative coverage
Anomaly Detection
Unusual coverage patterns
Analysis
Rivalry Report
Compare two entities head-to-head
Semantic Pivots
Narrative discontinuities
Crisis Response
Event recovery patterns
Connected
Search: /
Command: ⌘K
Embeddings: large
TEXXR

Chronicles

The story behind the story

← → days · ↑ ↓ browse · Enter similar · o open

A look at Intel's problems transitioning from 14nm to 10nm chips as it delays high-volume production of Cannon Lake CPU again, this time from late 2018 to 2019

Intel announced its financial results today, and although it posted yet another record quarter, the company unveiled serious production problems with its 10nm process.

Tom's Hardware Paul Alcorn

Context & Ripple Effects

This delay is the second act of a story Intel started in 2015, when it announced plans for a third generation of 14nm chips and pushed its 10nm switch to 2017. The new slip of high-volume Cannon Lake production to 2019 means 14nm carries the product line for at least four years, even as the company posts another record quarter.

What makes the quarter's results notable is the contrast: revenue is strong while the process roadmap keeps slipping. The related coverage shows this was not a one-off — later stumbles on Sapphire Rapids and the 12-month-behind-target 7nm rollout trace back to the same transition problem visible here.

First-order effects

  • PC and server buyers counting on Cannon Lake for 10nm volume parts must plan around 14nm silicon into 2019, extending refresh cycles built on Intel's older node.

Second-order effects

  • Every year 10nm slips, competitors manufacturing on denser processes gain a window to contest Intel's performance-per-watt positioning, and Intel's own roadmap credibility takes a compounding hit with customers and investors.

Third-order effects

  • If the pattern holds — and the corpus suggests it does, from the 7nm delay to reported 18A Panther Lake yields near 5-10% — Intel's node transitions become multi-year programs rather than cadence steps, forcing the company to lean on packaging, design changes, and eventually external capacity to keep products competitive.

The trend: Intel's process-node transitions have repeatedly slipped by years across a decade, converting each new node from a scheduled step into a structural bottleneck for its product roadmap.