/
Navigation
Chronicles
Browse all articles
Explore
Semantic exploration
Research
Entity momentum
Nexus
Correlations & relationships
Story Arc
Topic evolution
Drift Map
Semantic trajectory animation
Posts
Analysis & commentary
Pulse API
Tech news intelligence API
Browse
Entities
Companies, people, products, technologies
Domains
Browse by publication source
Handles
Browse by social media handle
Detection
Concept Search
Semantic similarity search
High Impact Stories
Top coverage by position
Sentiment Analysis
Positive/negative coverage
Anomaly Detection
Unusual coverage patterns
Analysis
Rivalry Report
Compare two entities head-to-head
Semantic Pivots
Narrative discontinuities
Crisis Response
Event recovery patterns
Connected
Search: /
Command: ⌘K
Embeddings: large
TEXXR

Chronicles

The story behind the story

days · browse · Enter similar · o open

TSMC plans to begin production with its A14 fabrication process in 2028 and an intermediary A16 chip process in late 2026

Bloomberg :

Bloomberg

Context & Ripple Effects

TSMC’s roadmap extends a progression from earlier 3nm and 4nm production targets to the company’s next advanced-node transition. The A16 schedule follows its prior A16 technology unveiling, while the company’s overseas expansion has faced timing pressure, including a delay to Arizona’s second plant.

First-order effects

  • TSMC gives advanced-chip customers a clearer sequence for qualifying designs: A16 in late 2026, followed by A14 production in 2028.
  • The roadmap sets execution milestones for TSMC’s process-development and fab-ramp teams as the company expands manufacturing capacity, including in the US.

Second-order effects

  • Chip designers planning leading-edge products can align tape-out and supply commitments around A16 before moving to A14, increasing the value of early access to TSMC capacity.
  • The schedule reinforces pressure on rival foundries to match TSMC’s cadence and on the equipment and materials supply chain to support successive advanced-node ramps.

Third-order effects

  • If TSMC meets these targets, leading-edge manufacturing competition will increasingly turn on the ability to industrialize new transistor and power-delivery technologies on a predictable cadence, not merely to announce them.
  • The gap between process roadmaps and geographically distributed fab build-outs may keep advanced capacity strategically scarce, strengthening the importance of long-term customer commitments.

The trend: Advanced semiconductor manufacturing is becoming a tightly scheduled, capacity-constrained race to convert new process technologies into reliable volume production.

Discussion

  • @witeken @witeken on x
    “A14 will offer (...) more than 20% increase in logic density.” That's a 2.5 year cadence for a tiny increase in density.
  • @benbajarin Ben Bajarin on x
    TSMC finally discloses A14. A few interesting notes. One, highligting the value to smartphones. Two, bearing in mind one customer (monolithic designs) will absorb 70+% of these leading edge capacity/wafers for two years.. Intel will have leading edge available, for HPC and
  • @benbajarin Ben Bajarin on x
    What I'm saying here is while its great TSMC will have A14 (leading edge) one customer absorbs all that out the gate vs. Intel with same-ish leading edge having capacity for others with an empasis on chiplets.
  • r/hardware r on reddit
    TSMC's 3nm update: N3P in production, N3X on track
  • r/hardware r on reddit
    TSMC 2025 Technical Symposium Briefing - Semiwiki