/
Navigation
Chronicles
Browse all articles
Explore
Semantic exploration
Research
Entity momentum
Nexus
Correlations & relationships
Story Arc
Topic evolution
Drift Map
Semantic trajectory animation
Posts
Analysis & commentary
Pulse API
Tech news intelligence API
Browse
Entities
Companies, people, products, technologies
Domains
Browse by publication source
Handles
Browse by social media handle
Detection
Concept Search
Semantic similarity search
High Impact Stories
Top coverage by position
Sentiment Analysis
Positive/negative coverage
Anomaly Detection
Unusual coverage patterns
Analysis
Rivalry Report
Compare two entities head-to-head
Semantic Pivots
Narrative discontinuities
Crisis Response
Event recovery patterns
Connected
Search: /
Command: ⌘K
Embeddings: large
TEXXR

Chronicles

The story behind the story

days · browse · Enter similar · o open

Inside Intel's Ronler complex in Hillsboro, Oregon, where it conducts its most advanced research and houses the company's most important chip manufacturing site

Protocol Max A. Cherney

Context & Ripple Effects

Protocol's tour of Intel's Ronler complex captures the company at a hinge point: the Hillsboro, Oregon site is simultaneously where Intel does its most advanced research and where it runs its most important manufacturing floor — a dual role almost no other chipmaker maintains under one roof.

The coverage that follows shows what that concentration set up. In 2023 Intel filed to significantly expand the Oregon campus, home to roughly 22,000 workers, after an upgrade that had cost $3B; two years later the company was showing off the $32B Fab 52 in Arizona, ramping large-scale 18A production as it courts customers. The NYT's earlier walkthrough of the Hillsboro and Chandler campuses documents the infrastructure both sites depend on.

First-order effects

  • Intel's own roadmap runs through Hillsboro: process advances proven at Ronler feed directly into the manufacturing ramps the company is staging at its Arizona fabs, so any disruption or delay at the Oregon site hits both research and volume output at once.

Second-order effects

  • The scale of the follow-on bets — a multi-billion-dollar Oregon expansion application on top of $32B spent in Arizona — forces Intel to keep raising external capital and puts pressure on rivals to match campus-scale investment just to stay credible with customers evaluating 18A-class manufacturing.

Third-order effects

  • If the pattern holds, leading-edge chipmaking consolidates around a handful of giant US campuses where R&D and fabrication are co-located, deepening the semiconductor capacity lag for anyone who cannot fund that kind of buildout and making these sites strategic assets regulators and governments will increasingly weigh in on.

The trend: Advanced chip manufacturing is consolidating into massive, co-located research-and-fabrication campuses whose multibillion-dollar price tags are reshaping which companies can compete at the leading edge.

Discussion

  • @chernandburn Max A. Cherney on x
    ok everyone so last week I had a chance to visit one of Intel's chip manufacturing plants in Hillsboro, Ore. here's how the latest chip manufacturing technology works, and why it will change the way the world uses computing power https://www.protocol.com/...
  • @chiakokhua RetiredEngineer® on x
    And after Intel passes the finish line, it'll be TSMC's turn to “just catch up much more quickly by exerting less energy” and “only have to sprint the last 200m from the finish line to victory (process leadership)”. Great strategy! Thanks, BK! Wait, there are finish lines?? https…
  • @chiakokhua RetiredEngineer® on x
    This is just the internet selectively quoting Pat G. Other quote is: “It's easier to be No. 2 in the bike race than it is to be No. 1, and you're able to just catch up much more quickly by exerting less energy...”😃 https://twitter.com/...
  • @witeken @witeken on x
    The two statements aren't contradictory. This is exactly how bike racing is done: sprinters ("Intel") will follow their lead-out ("TSMC" “ASML") so they only have to sprint the last 200m from the finish line to victory ("process leadership"). https://twitter.com/...
  • @witeken @witeken on x
    The two statements aren't contradictory. This is exactly how bike racing is done: sprinters ("Intel") will follow their lead-out ("TSMC" “ASML") so they only have to sprint the last 200m from the finish line to victory ("process leadership"). https://twitter.com/...
  • @tomkrazit Tom Krazit on x
    Intel hasn't let many people peek inside the crown jewels of its chip-making operation in Oregon. Must-read on how Intel is pushing all its chips (sorry) into the pot with EUV to try and get its manufacturing mojo back. https://twitter.com/...