/
Navigation
Chronicles
Browse all articles
Explore
Semantic exploration
Research
Entity momentum
Nexus
Correlations & relationships
Story Arc
Topic evolution
Drift Map
Semantic trajectory animation
Posts
Analysis & commentary
Pulse API
Tech news intelligence API
Browse
Entities
Companies, people, products, technologies
Domains
Browse by publication source
Handles
Browse by social media handle
Detection
Concept Search
Semantic similarity search
High Impact Stories
Top coverage by position
Sentiment Analysis
Positive/negative coverage
Anomaly Detection
Unusual coverage patterns
Analysis
Rivalry Report
Compare two entities head-to-head
Semantic Pivots
Narrative discontinuities
Crisis Response
Event recovery patterns
Connected
Search: /
Command: ⌘K
Embeddings: large
TEXXR

Chronicles

The story behind the story

days · browse · Enter similar · o open

India targets December 2024 for the country's first domestically manufactured chips; Micron's new chip assembly and test facility breaks ground in August 2023

IT minister reveals ambitious timeline as part of push to expand tech manufacturing supply chain

Financial Times John Reed

Context & Ripple Effects

The December 2024 deadline is the IT minister putting a date on a promise first made when India opened applications for its $10B semiconductor incentive scheme at the end of 2021, with production then expected within two to three years. The vehicle for hitting it is Micron's up to $825M DRAM and NAND assembly and test facility in Gujarat, which breaks ground next month.

The coverage has been skeptical before: analysts flagged India's thin hardware expertise and unreliable transport and utilities under the same $10B scheme. What makes this milestone matter is that it is assembly and test rather than wafer fabrication — the least capital-intensive rung of the chipmaking ladder, and therefore the most plausible one to deliver on schedule.

First-order effects

  • Micron gains a government-backed South Asian packaging site feeding its global memory supply chain, complementing the US capacity expansion it plans through 2030 with grant support.
  • India's IT ministry gets a concrete proof point for the incentive program: if packaged chips ship by December 2024, the scheme moves from subsidy announcements to output.

Second-order effects

  • Other applicants to the incentive scheme — Tata among them per later coverage — face a working template for what qualifies and how fast approvals convert to construction, raising the bar for their own bids.
  • Assembly-and-test economics pull equipment and materials suppliers into Gujarat, which is why Delhi is proposing tax exemptions through 2041 for foreign machinery vendors serving contract manufacturers.

Third-order effects

  • If the pattern holds, India climbs the value chain from back-end packaging toward front-end fabrication, backed by escalating public money — the corpus already shows the commitment growing from the original $10B program to a later $13.3B pledge.
  • Success would give memory buyers a second geography for test and assembly outside the established East Asian hubs, though whether India can close the expertise and infrastructure gaps skeptics identified remains the open question.

The trend: Governments are buying their way into the semiconductor supply chain starting at the packaging layer, with India's dated milestone showing incentives maturing from pledges into construction schedules.

Discussion

  • @financialtimes @financialtimes on x
    ‘This is a new industry for the country,’ India's IT minister told the FT, on the country's $10bn foray into semiconductors https://www.ft.com/... [image]